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Memorandum M-2121 
Digital Computer Laboratory 
Massachusetts Institute of Technology 
Cambridge, Massachusetts 
Subject: BLOCK DIAGRAMS: MEMORY ADDRESS REGISTER AND MEMORY 
BUFFER REGISTER 
To: R. A. Nelson, N. H. Taylor, and Group 62 Section Heads 
From: R. P. Mayer and W. N. Papian 
Date: April 27, 1953 
This note is intended to satisfy item I (General Description 
of Function Needed) of the WWII time schedule on these subjects. 
The magnetic-core memory system for WWII involves the use of 
a memory address register (for specifying the memory register to be used) 
and a memory buffer regi¥ter (for handling the number being inserted or 
removed from the specified memory register). 
The primary function of this set of registers is to provide 
a unified memory control system which converts between the standard 
pulses used in the main sections of the computer and the special control 
signals necessary for proper operation of the memory corei. The memory 
buffer register also provides for parity counting and parity checking. 
These registers include the register flip-flops, any neces-
sary read-in, read-out, and check gate tubes, any timing and control 
equipment which is not considered part of central control, and any equip-
ment necessary to connect the flip-flops to the circuits which are con-
sidered part of the memory system (see M-196U and M-1965)* In general, 
on any memory cycle, both these registers must supply signals to the re-
mainder of the memory system until the end of the write part of the cycle. 
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